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I. INTRODUCTION
T RELLIS-BASED decoding is a popular method to recover convolutionally encoded information corrupted during transmission over a noisy channel. For example, the Viterbi algorithm (VA) [1] and the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm [2] are two schemes that work on an underlying trellis description of the encoded sequence.
Basic computations in either algorithm involve branch metric (BM) calculations and add-compare-select (ACS) operations. In case of the VA, an ACS operation successively discards branches that cannot be part of the survivor path. In case of the BCJR in the logarithmic domain (the logMAP algorithm [3] ), this operation corresponds to an add-max operation [4] , which is basically an ACS operation with an added offset (ACSO) to correct for the Jacobian logarithm. Hence, the presented considerations for the ACS hold for the ACSO as well.
Almost all good rate convolutional codes, an integer, have the property that the code symbol labels on the two branches into each trellis node are complementary. However, simplifications to the BM and ACS units that result have not been published yet, to our knowledge. Consequently, we use this property and present a simplified architecture with reduced complexity for these units, thus saving hardware.
After having introduced a convenient notation in the following section, we address the simplification in Section III and the resulting implications for hardware realization in Section IV. 
II. NOTATION
The ACS operation is best described by (1) . Let be the updated metric of state at time , based on the preceding state metrics at time and the respective branch metrics :
(1) A channel symbol received from a soft-output demodulator is quantized with bits and denoted . Clearly, there are quantization levels and . This symbol is the output of a discrete memoryless channel with binary input and transition probabilities . The expected code symbol along the branch from state to state is derived by the mapping and . In the additive white Gaussian noise channel the optimal distance measure is the squared Euclidean distance (2) However, given the preceding symbol constraints, it is shown in [5] that this measure simplifies to for for (3) and the complete branch metric is then written as (4) III. USING THE COMPLEMENTARY PROPERTY This discussion is restricted to rate 1/2 codes, that is , although the considerations can be generalized to codes. Rate 1/2 codes play by far the most important role in today's communication systems since they are a good compromise between achievable coding gain, bandwidth efficiency, and implementation complexity. In practice, high-rate codes are usually obtained by puncturing a basic rate 1/2 code. However, we begin with a general notation that shows that the most beneficial simplification results for . We consider both feedforward encoders and some systematic feedback encoders. The best feedforward encoders of memory are defined by two shift register tap sets which are delayfree [6] . Some best systematic feedback encoders can be found in [7] .
These encoders have one thing in common: The code symbols of merging branches are always complementary. In Fig. 1 the complementary operation on is defined as the complementation of its elements, that is , where . From the considerations in Section II it is clear that the branch metrics share this property since they linearly depend on the code symbols. Hence, one branch metric can be expressed by means of the other and we write (5) We define the modified branch metric (6) which is a signed number, and (5) becomes (7) Substituting (7) into (1) gives (8) Finally, the factor in the first argument of (8) can be taken out of the comparison and we get (9) or, equivalently (10) where is the new outcome of the min operation. There are several things to be observed in (9) and (10). First, considering that the branch metrics are precalculated, there is one addition less needed to carry out the comparison since the first argument in the comparison remains unchanged. Second, for the factor disappears in the second argument and the comparison solely depends on one (modified) branch metric. Third, in order to retain the numerical relation between interconnected state metrics with different we have to add this factor after having determined . However, one can subtract this factor from all state metrics and it will be shown that in that case half the ACS units do not need this correction, that is . Note that if the butterflies in a trellis were disjoint, this correction could be neglected in all ACS units. 
IV. MODIFIED BM AND ACS UNITS FOR RATE 1/2
We start by noting that the branch metric can take four different values, namely for every possible combination of symbols . Fig. 2 shows both the conventional and the transformed ACS unit. Both units have the same complexity but the latter needs one adder less to determine . The hardware savings now become apparent by looking at an example, an ACS unit setup for decoding a (7,5)-code in Fig. 3 . In this picture, the factor of Fig. 2(b) to be added in an ACS unit is either or . However, we can subtract, for example, from all state metrics. This factor belongs to the two ACS units on the left and, therefore, the state metric corrections in these units become unnecessary while (11) has to be added to the other units. Hence, for rate 1/2 codes that have the complementary property half the ACS units save one adder compared to a conventional setup. If speed is an issue, could be stored in the BM unit and added in the next computation cycle instead, thus maintaining the original critical path of the conventional ACS unit. However, the BM unit becomes slightly more complex in this case.
The calculation of the modified branch metric based on (6) for is shown in Fig. 4 . Normally, the expression in square brackets in (6) would be the bit-complement of . However, since one has to exclude the most significant bit (MSB), which indicates the sign of the modified branch metric, from the negation. Since the multiplication in (6) reduces to a left shift by one bit. Note that if is not a power of two, this multiplication cannot be reduced to bit-shift operations.
As stated in [5] , if there are distinct code sequences, a conventional BM unit requires additions and negations to calculate branch metrics. Hence, for a rate 1/2 code we need four adders and two negations to calculate four branch metrics, see Fig. 5 (a). The proposed BM unit shown in Fig. 5(b) requires only three additions, one negation of a channel symbol, and two negations of intermediate branch metrics to calculate two branch metrics. Notice that a bit-shift operation comes at negligible cost in a hardware implementation. Furthermore, the difference between the two branch metrics, , needed to normalize half the state metrics becomes in this case simply . This operation can be further simplified on the bit level into a bit-shift followed by a negation (MSB excluded) of and is hence not considered an adder in Table I .
This table shows the number of additions for a BM/ACS unit setup for code rate 1/2 and memory . The proposed scheme halves the additions in the BM unit and reduces the number of additions for the ACS units by 17%. By software simulation of the hardware circuits, we have verified that decoder error performance stays the same.
V. CONCLUSION
We have shown that the implementation of BM and ACS units in trellis-based decoding architectures can be simplified for a certain class of convolutional codes. For a rate 1/2 code, half the ACS units save one adder compared to a conventional implementation. Furthermore, only two branch metrics have to be calculated instead of four. These potential hardware savings will also lead to savings in power consumption.
